An Innovative Symmetric and Asymmetric Topology for Multilevel Inverter Aiming to Reduce the Count of Switching Devices

Authors

Abstract

In Inverters as one of the most important equipment of power systems have profoundly been developed in recent decades, and their performance has attracted researchers regarding the control and structures they enjoy. In this paper, an innovative symmetric and asymmetric topology is proposed for a multilevel inverter (MLI) in order to reduce the switch and the driver counts. Also, the number of conducting switches at each voltage level is low in this structure. These features result in lower conduction losses of switches. Besides, an accurate comparison with recently introduced multilevel inverters has been carried out to confirm the superiority of the proposed structure. For proving the suitable performance of the proposed MLI, a 21-level symmetric and 37-level asymmetric inverter containing 14 switches were designed and simulated in the MATLAB/Simulink environment. A laboratory prototype for each of these inverters was implemented as well. The experimental results finely verified the simulated results.

Keywords


[1] Hosseinpour, M., Seifi A. and Babaei, E., "An improved switched‐ladder bidirectional multilevel inverter: Topology, operating principle, and implementation", International Journal of Circuit Theory and Applications, Vol. 49, No. 12, pp. 4274-4293, 2021. [2] Mahmoudian, M., Gitizadeh, M. and Rajaei, A., "A Novel High Efficient Single Phase Photovoltaic Inverter to Stop the Common Mode Leakage Current in Microgrid Applications". Journal of Energy Engineering & Management, Vol. 8, No. 2, pp. 2-13, 2018. [3] Babaei, E., Shokati Asl, E. and Laali, S., A., "Modified Series Z-Source Inverter Based on Switched Inductors with a High Voltage Gain and a Reduced Voltage Stress on Capacitors". Journal of Energy Engineering & Management, Vol. 10, No. 4, pp. 2-13, 2021. [4] Sarebanzadeh, M., Hosseinzadeh, M. A., Garcia C., Babaei E., Hosseinpour M., Seifi A. and Rodriguez J., "A 15-level switched-capacitor multilevel inverter structure with self-balancing capacitor", IEEE Transactions on Circuits and Systems II: Express Briefs, Early View, 2021. [5] Behara, S., Sandeep, N. and Yaragatti, U. R., "Design and implementation of transformer-based multilevel inverter topology with reduced components", IEEE Transactions on Industry Applications, Vol. 54, No. 5, pp. 4632 – 4639, 2018. [6] Gupta, K. K. and Jain, S., "A novel multilevel inverter based on switched dc sources", IEEE Transactions on Industrial Electronics, Vol. 61, No. 7, July 2014. [7] Hosseinpour, M., Seifi, A., Dejamkhooy, A. and Sedaghati, F., "Switch count reduced structure for symmetric bi-directional multilevel inverter based on switch-diode-source cells", IET Power Electronics, Vol. 13, No. 8, pp. 1675-1686, 2020. [8] Seifi, A., Hosseinpour, M., Dejamkhooy, A. and Sedaghati, F., "Novel reduced switch-count structure for symmetric/asymmetric cascaded multilevel inverter", Arabian Journal for Science and Engineering, Vol. 45, pp. 6687-6700, 2020. [9] Hosseinpour, M., A. Seifi, and E. Feyz. "A new symmetric/asymmetric multilevel inverter based on cascaded connection of sub-multilevel units aiming less switching components and total blocked voltage", Journal of Telecommunication, Electronic and Computer Engineering (JTEC), Vol. 12, No. 1, pp. 53-62, 2020. [10] Seifi, A., Hosseinpour A., and Dejamkhooy A., "A switch-source cell-based cascaded multilevel inverter topology with minimum number of power electronics components", Transactions of the Institute of Measurement and Control, Vol. 45, No. 3, pp. 1212-1225, 2021. [11] Majareh, S.H.L., Sedaghati, F., Hosseinpour, M. and Mousavi-Aghdam, S.R., "Design, analysis and implementation of a generalised topology for multilevel inverters with reduced circuit devices", IET Power Electronics, Vol. 12, No. 14, pp. 3724-3731, 2019. [12] Ebrahimi, J., Babaei, E., and Gharehpetian, G. B., "A new multilevel converter topology with reduced number of power electronic components", IEEE Transactions on Industrial Electronics, Vol. 59, No. 2, pp. 655–667, Feb. 2012. [13] Hosseini Montazer, B., Olamaei, J., Hosseinpour, M. and Mozafari, B., "A generalized diode containing bidirectional topology for multilevel inverter with reduced switches and power loss", International Journal of Circuit Theory and Applications, Vol. 49, No. 9, pp. 2959-2978, 2021. [14] Hosseinpour, M., Seifi, A. and Rahimian, M. M., "A bidirectional diode containing multilevel inverter topology with reduced switch count and driver", International Journal of Circuit Theory and Applications, Vol. 48, No. 10, pp. 1766-1785, 2020. [15] Babaei E., Laali S. and Bayat Z., "A single-phase cascaded multilevel inverter based on a new basic unit with reduced number of power switches", IEEE Transactions on Industrial Electronics, Vol. 62, No. 2, pp. 922-929, 2015. [16] Alishah, R. S., Hosseini, S. H., Babaaei, E. and Sabahi, M., "A new general multilevel converter topology based on cascaded connection of sub-multilevel units with reduced switching components, dc sources and blocked voltage by switches", IEEE Transactions on Industrial Electronics, Vol. 63, No. 11, pp. 7157–7164, 2016. [17] Jayabalan, M., Jeevarathinam, B. and Sandirasegarane, T., "Reduced switch count pulse width modulated multilevel inverter", IET Power Electronics, Vol. 10, No. 1, pp. 10-17, 2017. [18] Dhanamjayulu, C. and Meikandasivam, S., "Implementation and comparison of symmetric and asymmetric multilevel inverters for dynamic loads", IEEE Accsess, Vol. 6, pp. 738-746, 2018. [19] Oskuee, M. R. J., Karimi, M., Ravadanegh, S. N. and Gharehpetian, G. B., "An innovative scheme of symmetric multilevel voltage source inverter with lower number of circuit devices", IEEE Transaction on Industrial Electronics, Vol. 62, No. 11, 2015. [20] Ali, S. M., Alishah, R. S., and Krishnasay, V., "A new generalized multilevel converter topology with reduced voltage on switches, power losses and components", IEEE Journal of Emerging and Selected Topics in Power Electronics, Vol. 7, No. 2, pp. 1094-1106, 2019. [21] Siddique, M. D., Mekhilef, S., Shah, N.M. and Memon, M. A., "Optimal design of a new cascaded multilevel inverter topology with reduced switch count", IEEE Access, Vol. 7, pp. 24498-24510, 2019. [22] Saeedian, M., Adabi, J. and Hosseini, S. M., "Cascaded multilevel inverter based on symmetric–asymmetric DC sources with reduced number of components", IET Power Electron, Vol. 10, No. 12, pp. 1468-1478, 2017. [23] Samsami, H., Taheri, A. and Sammanbakhsh, R., "New bidirectional multilevel inverter topology with staircase cascading for symmetric and asymmetric structures", IET Power Electronics, Vol. 10, No. 11, pp. 1315-1323, 2017. [24] Saeedian, M., Adabi, M.E., Hosseini, S.M., Adabi, J., Pouresmaeil E., "A Novel Step-Up Single Source Multilevel Inverter: Topology, Operating Principle, and Modulation", IEEE Transactions on Power Electronics, Vol. 34, No. 4, 3269-3282, 2018.Samadaei, E., Sheikholeslami, A., Gholamian, S.A. and Adabi, J., "A square T-type (ST-Type) module for asymmetrical multilevel inverters", IEEE Transactions on Power Electronics, Vol. 33, No. 2, pp. 987-996, 2017. [25] Barzegarkhoo, R., Moradzadeh, M., Zamiri, E., Kojabadi, H.M. and Blaabjerg, F., "A new boost switched-capacitor multilevel converter with reduced circuit devices", IEEE Transactions on Power Electronics, Vol. 33, No. 8, pp. 6738-6754, 2017. [26] Ali, J. S. M., Alishah, R. S., Sandeep, N., Hosseini, S. H., Babaei, E., V. Krishnasay and U. R. Yaragatti, "A new generalized multilevel converter topology based on cascaded connection of basic units", IEEE Journal of Emerging and Selected Topics in Power Electronics, Vol. 7, No. 4, pp. 2498 - 2512 , 2019. [27] Banaei MR, Oskuee MR, Khounjahan H., “Reconfiguration of semi-cascaded multilevel inverter to improve systems performance parameters”, IET Power Electronics, Vol. 7, No. 5, pp. 1106-1112, 2014. [28] Kangarlu, M.F., Babaei, E., Laali, S., "Symmetric multilevel inverter with reduced components based on non-insulated dc voltage sources", IET Power Electronics, Vol. 5, No. 5, pp. 571-581, 2012. [29] Ebrahimi, J., Babaei, E. and Gharehpetian, G. B., "“A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications", IEEE Transactions on Power Electronics, Vol. 26, No. 11, pp. 3109-3118, 2011. [30] Yousofi-Darmian, S., Barakati, S.M., "A new asymmetric multilevel inverter with reduced number of components", IEEE Journal of Emerging and Selected Topics in Power Electronics, Vol. 8, No. 4, pp. 4333-4342, 2020. [31] Loh, P.C., Holmes, D.G. and Lipo, T.A., "Implementation and control of distributed PWM cascaded multilevel inverters with minimal harmonic distortion and common-mode voltage", IEEE Transactions on Power Electronics, Vol. 20, No. 1, pp. 90-99, 2005. [32] Yao, W., Hu, H. and Lu, Z., "Comparisons of space-vector modulation and carrier-based modulation of multilevel inverter", IEEE Trans. Power Electronics, Vol. 23, No. 1, pp. 45-51, 2008. [33] Du, Z., Tolbert, L.M. and Chiasson, J.N., "Active harmonic elimination for multilevel converters", IEEE Transactions on Power Electronics, Vol. 21, No. 2, pp. 459-469, 2006. [34] Hu, P. and Jiang, D., "A level-increased nearest level modulation method for modular multilevel converters", IEEE Transactions on Power Electronics, Vol. 30, No. 4, pp. 1836-1842, 2015. [35] Srndovic, M., Zhetessov, A., Alizadeh, T., Familiant, Y.L., Grandi, G. and Ruderman, A., "Simultaneous selective harmonic elimination and THD minimization for a single-phase multilevel inverter with staircase modulation", IEEE Transactions on Industry Applications, Vol. 54, No. 2, pp. 1532-1541, 2018. [36] Rosas-Caro, J. C., Ramirez, J. M., Peng, F. Z. and Valderrabano, A., "A DC-DC multilevel boost converter", IET Power Electronics, Vol. 3, No. 1, pp. 129-137, 2010.