# A Modified Series Z-Source Inverter Based on Switched Inductors with a High Voltage Gain and a Reduced Voltage Stress on Capacitors 

E. Babaei ${ }^{1 *}$, E. Shokati Asl ${ }^{2}$, S. Laali ${ }^{3}$<br>${ }^{1}$ Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, I.R.Iran e-babaei@tabrizu.ac.ir<br>${ }^{2}$ Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, I.R.Iran e.shokati@tabrizu.ac.ir<br>${ }^{3}$ Faculty of Electrical and Computer Engineering, Islamic Azad University, Tehran North Branch, Tehran, I.R.Iran<br>s.laali@iau-tnb.ac.ir


#### Abstract

In this paper, a series Z-source inverter based on a switched inductor cell is proposed for the first time. This inverter is able not only to increase the voltage gain, in comparison with the conventional Z -source inverters, but also to solve the ST (shoot-through) state's problems. In this inverter, the value of the voltage gain is increased by an increase in the number of used diodes and inductors in the switched inductor cells. The low value of the capacitors' voltage stress is another advantage of the proposed inverter. The voltage of the capacitors is increased from zero to the desired value by increasing the duty cycle of ST state from zero to the desired value. This leads to a soft start in the proposed inverter, which is impossible in conventional Zsource inverters. In this paper, in addition to investigating the operation of the proposed inverter in different operating modes, the value of voltage stress of the capacitors, current inductors, and the value of voltage gain are also calculated. Moreover, the proposed inverter is compared with the conventional Z-source inverters to investigate the advantages and disadvantages of it. Finally, the accuracy performance of the proposed inverter is verified through the simulation results in PSCAD/EMTDC software programs.


Keywords: Full-Bridge Inverter, Shoot-Through, Switched Inductors, Voltage Gain, Z-source.

[^0]
## 1. Introduction

Current source inverters and voltage source inverters are two main kinds of conventional inverters. In the voltage source inverter, the effective value of output voltage is lower than the magnitude of input voltage; therefore, this kind of inverter is known as step-down voltage. In current source inverters, the effective value of output voltage is higher than the magnitude of input voltage. Therefore, this kind of inverter is known as step-up voltage. In high and low voltage applications, a dc-dc converter with the capability of increasing and / or decreasing voltage is used before dc voltage link. This leads to an increase in the complexity and the cost of the inverter.

In order to overcome these problems, full-bridge and half-bridge Z -source inverters have been presented in [1, 2]. These inverters are able to increase and decrease voltage and consist of two inductors and two capacitors in an X shape impedance network which connects the bridge of the inverter to dc voltage sources. The dc link voltage is increased by a short circuit on inverter's legs. As a result, the effective value of load ac voltage is increased. It is important to note that when the input voltage is high enough it is avoided from ST state, and in this condition, this inverter acts the same as a buck voltage source inverter. The control methods of this inverter have been investigated in [3-5]. In addition, modeling, the design of the controller [6-8] and its fields of applications [9-11] have been investigated in literature.

In a conventional Z -source inverter, the voltage stress of capacitors is very high, and there is discontinuity in the source current; therefore, in order to overcome this problem, a new Z-source inverter, called embedded Z-source inverter (EZSI), has been presented [12]. In this inverter, there is not a common earth between the inverter and an input voltage source. In addition, there are two sources in symmetric EZSI. These are two main disadvantages of this inverter. In [13], in order to decrease the nominal value of the passive elements in conventional Z -source inverters and to maintain the continuity of the source current, a quasi Z -source inverter (QZSI) has been presented. In [14-15], two
developed topologies of this inverter that are called a diode-assisted quasi Z-source Inverter (DQZSI), and a capacitor-assisted quasi Z-source inverter (CQZSI), with the aim of increasing the voltage gain, have been presented. In order to overcome the high value of the inrush current, a series Z-source inverter has been presented [16]. In this inverter, the impedance network consists of a series connected to the input dc voltage sources, which leads to having the same earth between the inverter and the dc voltage source. In addition, the value of the voltage stress of capacitors is lower than other conventional Z-source inverters. The control method of this inverter, the suitable design of its elements, and the method of using photovoltaic systems connected to the grid to maximize their power point tracking have been presented in [17-19]. One of the main problems of the series Z -source inverters is the voltage gain that is the same as conventional Z source inverters. In order to increase the voltage gain, the series' array of Z-source inverter has been presented [20-21]. One of the main problems of this topology is the high number of used de voltage sources and capacitors. Therefore, the other topology which is called L-Z-source inverter has been presented in [22]. This inverter includes different advantages such as a non-high inrush current; however, it is necessary to use high value of duty cycle in ST state to generate high voltage gain. In [23], an improved topology for impedance source inverter, based on the presented cell in [22] and a transformer, has been presented. Due to the use of a transformer, the design of this inverter is difficult and has all problems of the transformer-based structures.

In this paper, a series full-bridge Z -source inverter with a high voltage gain is proposed. The high voltage gain in this topology, in comparison with the conventional Z-source inverters, is obtained because of using a switched inductor cell. The same earth between the inverter and the voltage source and its low voltage stress of capacitors are two other advantages of this inverter in comparison with other Z-source inverters. The topology, the operation, and the steady state analysis of the proposed inverter in different operating modes are presented. Then, the voltage stress of capacitors, the inductor's current, and the voltage gain of the developed proposed
inverter, based on a switched inductor's cell that includes $n$ numbers of inductors are calculated. In addition, the proposed inverter is compared with the conventional Z-source inverters. At the end, the correct performance of the proposed inverter is reconfirmed by simulation results on EMTDC/PSCAD software programs.

## 2. Proposed Inverter Topology

The proposed Z-source inverter topology is shown in Fig. 1. As shown in this figure, the proposed inverter consists of two switched inductor cells in its structure. The first cell consists of inductors $L_{1,1}$, $L_{2,1}$ and diodes of $D_{1,1}, D_{2,1}$ and $D_{3,1}$ while the second cell includes inductors $L_{1,2}, L_{2,2}$ and diodes of $D_{1,2}, D_{2,2}$ and $D_{3,2}$. The input voltage source of $V_{i}$, diode $D$, the capacitors of $C_{1}, C_{2}$ and the power switches of $S_{1}, S_{2}, S_{3}$, and $S_{4}$ from its inverter section are the other used devices in the proposed Z-source topology.


Fig. 1: The proposed topology

In order to simplify the analysis of the proposed inverter, it is assumed that:

- All used elements are ideal.
- The dead time for excitation pulses is ignored.
- It is assumed that $L_{1,1}=L_{2,1}=L_{1,2}=L_{2,2}=L$ and $C_{1,1}=C_{2,1}=C_{1,2}=C_{2,2}=C$.
- The values of all capacitances are considered very high.
- The resistance load is considered.

In the next section, the proposed inverter is completely analyzed in its three operating modes.

### 2.1. Operating Modes of the Proposed Inverter

The operating modes of the proposed inverter are determined based on the time interval that the inverter's switches are turned on or off, the state of
the existed diodes in the first and second cells, and the diode $D$ from turning on and off points of view. It is also resulted that the voltage of the capacitors $C_{1}$ and $C_{2}$ are equal in different operating modes because of the parallelism in the proposed Z-source inverter. Therefore, the current of these capacitors are also equal because the capacitance of both is the same.

### 2.1.1. First Operating Mode (Time Interval of $\left.0 \leq t<0.5 D_{S T} T_{s}\right)$

According to Fig. 2a, in the first time interval, all of the inverter's power switches are turned on, and the inverter is in short circuit state. Therefore, the inverter operates in ST state, and the voltage of the capacitors is decreased; this leads to a reduction in their stored energy. In addition, in such operating mode, the current of all inductors is increased, which causes an increase in their stored energy because their voltages are positive. Based on Fig. 2a it is resulted that:

$$
\begin{align*}
& v_{L 1,1}=v_{L 2,1}  \tag{1}\\
& v_{L 1,2}=v_{L 2,2} \tag{2}
\end{align*}
$$

According to the parallelism of the proposed inverter and based on (1) and (2), it is concluded that:

$$
\begin{equation*}
v_{L 1,1}=v_{L 2,1}=v_{L 1,2}=v_{L 2,2}=v_{L} \tag{3}
\end{equation*}
$$

By applying KVL in Fig. 2a, we have:

$$
\begin{equation*}
-V_{i}+v_{L}-V_{C}=0 \tag{4}
\end{equation*}
$$

As the switches of the inverter are turned on in this operating mode and the voltage of dc link is equal to zero, it is concluded that the output voltage is equal to:

$$
\begin{equation*}
v_{o}=0 \tag{5}
\end{equation*}
$$

In this mode, based on Fig. 2a, the diode of $D$ is turned off and by applying KVL in this figure and based on (4), its voltage-- which is a negative value-- is calculated as follows:

$$
\begin{equation*}
v_{D}=-2 V_{C}-V_{i} \tag{6}
\end{equation*}
$$

In addition, the voltage values of diodes of $D_{3,1}$ and $D_{3,2}$ that are negative values are obtained as follows:

$$
\begin{equation*}
v_{D 3,1}=v_{D 3,2}=-V_{C}-V_{i} \tag{7}
\end{equation*}
$$

This operating mode is the same as the time interval of $0.5 T_{s} \leq t<0.5\left(1+D_{S T}\right) T_{s}$.

### 2.1.2. Second Operating Mode (Time Interval of $0.5 D_{S T} T_{s} \leq t<0.5 T_{s}$ )

In the second operating mode, as shown in Fig. 2b, the switches of $S_{1}$ and $S_{4}$ are turned on and the switches of $S_{2}$ and $S_{3}$ are turned off. This leads to a positive voltage level at the output. In this operating mode, the voltage of capacitors is increased, which leads to an increase in the stored energy in them. In addition, because the voltage value of inductors is negative, their current is decreased. This state leads to a reduction in the stored energy in them. According to Fig. 2 b and as the current value of the inductors $L_{1,1}$ and $L_{2,1}$ are equal to the current value of the inductors $L_{1,2}$ and $L_{2,2}$, it is concluded that the equations (1) to (3) are also verified in this operating mode. By applying KVL in Fig. 2b, it is inferred that:

$$
\begin{align*}
& 2 v_{L}+V_{C}=0  \tag{8}\\
& -V_{i}-V_{C}+2 v_{L}+v_{d c, \max }=0 \tag{9}
\end{align*}
$$

By applying (8) and (9), we have:

$$
\begin{equation*}
v_{d c, \text { max }}=2 V_{C}+V_{i} \tag{10}
\end{equation*}
$$

In this operating mode, the output voltage is equal to the maximum dc link voltage value. Therefore, it is concluded that:

$$
\begin{equation*}
v_{o}=2 V_{C}+V_{i} \tag{11}
\end{equation*}
$$

In addition, the voltage of diodes $D_{1,1}, D_{2,1}, D_{1,2}$ and $D_{2,2}$ is equal to:

$$
\begin{equation*}
v_{D 1,1}=v_{D 2,1}=v_{D 1,2}=v_{D 2,2}=v_{L} \tag{12}
\end{equation*}
$$

By using (8) into (12), it is obtained that:

$$
\begin{equation*}
v_{D 1,1}=v_{D 2,1}=v_{D 1,2}=v_{D 2,2}=-0.5 V_{C} \tag{13}
\end{equation*}
$$

The equation (13) shows that the voltage of diodes $D_{1,1}, D_{2,1}, D_{1,2}$ and $D_{2,2}$ is negative and, thus, these diodes are turned off.

### 2.1.3. Third Operating Mode (Time Interval of $\left.0.5\left(1+D_{S T}\right) T_{s} \leq t \leq T_{s}\right)$

In the third operating mode, as shown in Fig. 2c, the switches of $S_{2}$ and $S_{3}$ are turned on and the switches of $S_{1}$ and $S_{4}$ are turned off; that leads to a negative output voltage level. In this operating mode, the voltage of the capacitors is increased; that leads to an increase in the stored energy in them. In addition, the inductors' current is decreased; that leads to a reduction in the stored energy in them. According to Fig. 2c and as the current value of the inductors $L_{1,1}$ and $L_{2,1}$ are equal to the current value
of the inductors $L_{1,2}$ and $L_{2,2}$, it is concluded that the equations (1) to (3) are also verified in this operating mode. In addition, other obtained results as (8) to (10) are also verified in this mode because the circuit of this mode is the same as second operating mode except for its inverter side. The load voltage in this mode is calculated as follows:

$$
\begin{equation*}
v_{o}=-\left(2 V_{C}+V_{i}\right) \tag{14}
\end{equation*}
$$

It is pointed out that the voltage of diodes $D_{1,1}$, $D_{2,1}, D_{1,2}$ and $D_{2,2}$ in this operating mode is the same as the second operating mode.

Fig. 3 shows the voltage and current waveforms of the used devices in the proposed Z-source inverter. In this figure, all operating modes are completely specified. In addition, these figures reconfirm all the obtained theoretical analyses about different operating modes. It is important to note that $G_{S 1}$, $G_{S 2}, G_{S 3}$ and $G_{S 4}$ are the excitation voltage of the switches $S_{1}, S_{2}, S_{3}$ and $S_{4}$ respectively. In these figures, 1 means that the switch has turned on, and zero means that the switch has turned off. The control method of the proposed topology is based on the presented method in [24, 25].


Fig. 2: The equivalent circuits of the proposed inverter in different operating modes. a) First operating mode. b) Second operating mode. c) Third operating mode

### 2.2. Voltage Gain Calculations

The voltage of the inductor is shown in Fig. 3. In order to calculate the voltage gain of the proposed inverter, the balance law of the inductor voltage is used. According to this law, the integral of the inductor voltage in a period is equal to zero. Therefore, we have:

$$
\begin{equation*}
\int_{0}^{T_{S}} v_{L} d t=0 \tag{15}
\end{equation*}
$$

According to Fig. 3 and based on (15), it is concluded that:

$$
\begin{equation*}
\int_{0}^{0.5 D_{s T} T_{s}}\left(V_{C}+V_{i}\right) d t-\int_{0.5 S_{s T} T_{s}}^{0.5 T_{s}} \frac{V_{C}}{2} d t=0 \tag{16}
\end{equation*}
$$

By simplifying the (16), the average voltage value of the capacitors is calculated as follows:

$$
\begin{equation*}
V_{C}=\frac{2 D_{S T}}{1-3 D_{S T}} V_{i} \tag{17}
\end{equation*}
$$

By replacing (17) into (10), the maximum dc link voltage value is calculated as follows:

$$
\begin{equation*}
v_{d c, \text { max }}=\frac{1+D_{S T}}{1-3 D_{S T}} V_{i}=B V_{i} \tag{18}
\end{equation*}
$$

In (18), $B$ is the boost factor (voltage gain).


Fig. 3: The output voltage and current waveforms of the used devices in the proposed Z-source inverter

## 3. Proposed Developed Z-Source Inverter

If two switched inductor cells, each of which includes $n$ numbers of inductors and $3 n-3$ diodes, are used in the proposed inverter of Fig. 1, a new developed $Z$-source inverter is proposed. The developed Z-source inverter is shown in Fig. 4 and consists of a higher voltage gain. As it is shown in this figure, the proposed developed inverter includes inductors of $L_{1,1}, L_{2,1}, \ldots, L_{n-1,1}, L_{n, 1}$ and diodes of $D_{1,1}, D_{2,1}, D_{3,1}, \ldots, D_{3 n-5,1}, D_{3 n-4,1}$ and $D_{3 n-3,1}$ in the first cell and the inductors of $L_{1,2}, L_{2,2}, \ldots, L_{n-1,2}$, $L_{n, 2}$ and diodes of $D_{1,2}, D_{2,2}, D_{3,2}, D_{3 n-5,2}, D_{3 n-4,2}$ and $D_{3 n-3,2}$ in the second cell. There are three operating modes in the developed proposed inverter the same as the proposed inverter in the previous section. The performance of the developed inverter in three-operating modes will be analyzed in the next sub-section.

### 3.1. Operating Modes of the Developed Proposed Inverter

The switching methods of the used power switches in the inverter and the turning on and off states of the diodes in the first cell, the second cell, and the diode of $D$ determine the operating modes of the developed inverter.


Fig. 4: Developed proposed Z-source inverter
3.1.1. The First Operating Mode (Time Interval of $0 \leq \boldsymbol{t}<\mathbf{0 . 5 D} \boldsymbol{D}_{s T} \boldsymbol{T}_{s}$ )

This operating mode is shown in Fig. 5a. In this mode, all of the inverter's switches are turned on,
and the inverter is in ST state. In addition, the diodes of the cells are connected parallel to each other. In this operating mode, the voltages of all capacitors are decreased, and the inductor's currents are increased. Therefore, based on Fig. 5a, it is concluded that:

$$
\begin{align*}
& v_{L 1,1}=v_{L 2,1}=\cdots=v_{L n, 1}=v_{L}  \tag{19}\\
& v_{L 1,2}=v_{L 2,2}=\cdots=v_{L n, 2}=v_{L} \tag{20}
\end{align*}
$$

The equations of (4) to (6) in the first operating mode of the proposed inverter are also verified in this operating mode. In addition, the voltage of the diodes of $D_{3,1}, D_{6,1}, \ldots, D_{3 n-6,1}$ and $D_{3 n-3,1}$ from the first cell and diodes of $D_{3,2}, D_{6,2}, \ldots, D_{3 n-6,2}$ and $D_{3 n-3,2}$ from the second cell that are turned off and have negative values calculated as follows:

$$
\begin{align*}
& v_{D 3,1}=v_{D 6,1}=\cdots=v_{D 3 n-6,1}=v_{D 3 n-3,1}=-V_{C}-V_{i}  \tag{21}\\
& v_{D 3,2}=v_{D 6,2}=\cdots=v_{D 3 n-6,2}=v_{D 3 n-3,2}=-V_{C}-V_{i} \tag{22}
\end{align*}
$$

The performance of the proposed inverter in the time interval of $0.5 T_{s} \leq t<0.5\left(1+D_{S T}\right) T_{s}$ is the same as this mode.

### 3.1.2. The Second Operating Mode (Time Interval of $0.5 D_{S T} T_{s} \leq t<0.5 T_{s}$ )

In the second operating mode, as shown in Fig. 5b, the switches of $S_{1}$ and $S_{4}$ are turned on, and the switches of $S_{2}$ and $S_{3}$ are turned off. Therefore, the positive voltage levels are generated at the output, and the inductors of the cells are connected in series. In this operating mode, the stored energy in capacitors is increased, and the stored energy in the inductors is decreased. According to Fig. 5b, as the current value of the inductors of $L_{1,1}, L_{2,1}, \ldots$ and $L_{n, 1}$ from the first cell are equal to the current value of the inductors of $L_{1,2}, L_{2,2}, \ldots$ and $L_{n, 2}$ from the second cell, it is concluded that the equations (19) and (20) are also verified in this operating mode. By applying KVL in Fig. 5b, it is concluded that:

$$
\begin{align*}
& n v_{L}+V_{C}=0  \tag{23}\\
& -V_{i}-V_{C}+n v_{L}+v_{d c, \max }=0 \tag{24}
\end{align*}
$$

By applying (23) and Fig. 5b, the voltages of the diodes $D_{1,1}, D_{4,1}, \ldots, D_{3 n-8,1}$ and $D_{3 n-5,1}$ from the first cell and the diodes of $D_{1,2}, D_{4,2}, \ldots, D_{3 n-8,2}$ and $D_{3 n-5,2}$ from the second cell are calculated as follows:

$$
\begin{align*}
& v_{D 1,1}=v_{D 4,1}=\cdots=v_{D 3 n-8,1}=v_{D 3 n-5,1}=-\frac{V_{C}}{n}  \tag{25}\\
& v_{D 1,2}=v_{D 4,2}=\cdots=v_{D 3 n-8,2}=v_{D 3 n-5,2}=-\frac{V_{C}}{n} \tag{26}
\end{align*}
$$

In addition, the voltages of the turned-off diodes of $D_{2,1}, D_{5,1}, \ldots, D_{3 n-7,1}$ and $D_{3 n-4,1}$ from the first cell and of the turned-off diodes of $D_{2,2}, D_{5,2}, \ldots$, $D_{3 n-7,2}$ and $D_{3 n-4,2}$ from the second cell are calculated as follows:

$$
\begin{align*}
& v_{D 2,1}=v_{D 5,1}=\cdots=v_{D 3 n-7,1}=v_{D 3 n-4,1}=-\frac{V_{C}}{n}  \tag{27}\\
& v_{D 2,2}=v_{D 5,2}=\cdots=v_{D 3 n-7,2}=v_{D 3 n-4,2}=-\frac{V_{C}}{n} \tag{28}
\end{align*}
$$

By using (23), (24), and based on Fig. 5b, the load voltage that is equal to maximum dc link voltage is calculated as follows:

$$
\begin{equation*}
v_{o}=v_{d c, \max }=2 V_{C}+V_{i} \tag{29}
\end{equation*}
$$

### 3.1.3. The Third Operating Mode (Time Interval of $\left.0.5\left(1+D_{S T}\right) T_{s} \leq t \leq T_{s}\right)$

In the third operating mode, as shown in Fig. 5c, the switches of $S_{2}$ and $S_{3}$ are turned on, and the switches of $S_{1}$ and $S_{4}$ are turned off. Therefore, negative voltage levels are generated at the output, and the inductors of the cells are connected in series. In this operating mode, the voltage of the capacitors is increased, and the inductors' current is decreased. According to Fig. 5c and as the current value of the inductors $L_{1,1}, L_{2,1}, \ldots$ and $L_{n, 1}$ from the first cell are equal to the current value of the inductors $L_{1,2}, L_{2,2}, \ldots$ and $L_{n, 2}$ from the second cell, it is concluded that the equations (19) and (20) are also verified in this operating mode. In addition, other obtained results from (23) to (28) are also verified in this mode because the circuit of this mode is the same as the second operating mode except for its inverter side. The load voltage in this mode is calculated as follows:

$$
\begin{equation*}
v_{o}=-\left(2 V_{C}+V_{i}\right) \tag{30}
\end{equation*}
$$

It is pointed out that the voltage of the turned off diodes in this operating mode is the same as the second operating mode.

### 3.2. Voltage Gain Calculations

The voltage gain of the developed inverter is calculated by applying (4) and (23) into (15) as
follows:

$$
\begin{equation*}
\int_{0}^{0.5 D_{s T} T_{s}}\left(V_{C}+V_{i}\right) d t-\int_{0.5 D_{s T} T_{s}}^{0.5 T_{s}} \frac{V_{C}}{n} d t=0 \tag{31}
\end{equation*}
$$

By simplifying the (31), the voltage of the capacitor is calculated as follows:

$$
\begin{equation*}
V_{C}=\frac{n D_{S T}}{1-(n+1) D_{S T}} V_{i} \tag{32}
\end{equation*}
$$

By replacing (32) into (24), the maximum value dc link voltage is calculated as follows:

$$
\begin{equation*}
v_{d c, \text { max }}=\frac{1+(n-1) D_{S T}}{1-(n+1) D_{S T}} V_{i}=B V_{i} \tag{33}
\end{equation*}
$$

## 4. Capacitor's Voltage Ripple and

 Inductor's Current Ripple CalculationsTwo main parameters in the Z-source inverters are the capacitor's voltage ripple and the inductor's current ripple. Therefore, achieving a suitable design of the capacitor and inductor in the proposed inverter necessitates the calculation ation of the capacitor's voltage ripple and inductor's current ripple [26].

### 4.1. Inductor's Current Ripple Calculation

In the proposed inverter, the calculation of the inductors' current ripple $\left(\Delta i_{L}\right)$ requires the use of the equation $v_{L}=L \frac{d i_{L}}{d t}$ and (8). Therefore, we have:

$$
\begin{equation*}
-0.5 V_{C}=L \frac{2 \Delta i_{L}}{\left(1-D_{S T}\right) T_{s}} \tag{34}
\end{equation*}
$$

By replacing (17) into (34), the value of $\Delta i_{L}$ is calculated as follows:

$$
\begin{equation*}
\left|\Delta i_{L}\right|=\frac{D_{S T}\left(D_{S T}-1\right) T_{s}}{2 L\left(1-3 D_{S T}\right)} V_{i} \tag{35}
\end{equation*}
$$

In order to calculate the inductors' current ripple in the developed inverter, the equations (23) and (32) are used as follows:

$$
\begin{equation*}
\left|\Delta i_{L}\right|=\frac{D_{S T}\left(D_{S T}-1\right) T_{s}}{2 L\left[1-(n+1) D_{S T}\right]} V_{i} \tag{36}
\end{equation*}
$$

As it is clear, the (35) is the specific state of the (36) when $n=2$.


Fig. 5: The equivalent circuits of the developed proposed inverter in different operating modes. a) The first operating mode. b) The second operating mode. c) The third operating mode

### 4.2. Capacitor's Voltage Ripple Calculation

As it is shown in Fig. 2a, the current of the capacitors and inductors of the proposed inverter in ST state is obtained as follows:

$$
\begin{equation*}
2 i_{L}=-i_{C} \tag{37}
\end{equation*}
$$

By using the equation $i_{C}=C \frac{d v_{C}}{d t}$, the equation of (37) is rewritten as follows:

$$
\begin{equation*}
\left|\Delta v_{C}\right|=\frac{D_{S T} T_{s}}{C} I_{L} \tag{38}
\end{equation*}
$$

In (38), $I_{L}$ is the average value of the inductor's current and $\left|\Delta v_{C}\right|$ is the capacitor's voltage ripple.

As shown in Fig. 5a the current of the capacitors and inductors of the developed proposed inverter in ST state is obtained as follows:

$$
\begin{equation*}
n i_{L}=-i_{C} \tag{39}
\end{equation*}
$$

By using (39), the capacitors' voltage ripple in the developed proposed inverter is calculated as follows:

$$
\begin{equation*}
\left|\Delta v_{C}\right|=\frac{n D_{S T} T_{s}}{2 C} I_{L} \tag{40}
\end{equation*}
$$

As it is clear, the equation (38) is the specific state of (40) when $n=2$.

In addition, it is obvious from (38) and (40) that the average value of the inductor's current has effects on the value of the capacitor's voltage ripple in such a way that by increasing the value of the inductor's current, the capacitor's voltage ripple is increased. Also, by reducing the value of the inductor's current, the capacitor's voltage ripple is decreased. Therefore, it is necessary to calculate the average value of the inductor's current. In order to calculate the average value of the inductor's current, the integral of the capacitor's current, that is equal to zero in a period, is used. Therefore, we have:

$$
\begin{equation*}
\int_{0}^{T_{s}} i_{C} d t=0 \tag{41}
\end{equation*}
$$

By applying (18) and (37) and by using KCL in the circuit of Fig. 2b, the equation (41) is rewritten as follows:

$$
\begin{equation*}
\int_{0}^{0.5 D_{S T} T_{s}}\left(-2 I_{L}\right) d t+\int_{0.5 D_{S T} T_{s}}^{0.5 T_{s}}\left[I_{L}-\frac{1+D_{S T}}{R\left(1-3 D_{S T}\right)} V_{i}\right] d t=0 \tag{42}
\end{equation*}
$$

In (42), $R$ is the load resistance.
By simplifying the (42), the value of $I_{L}$ is calculated as follows:

$$
\begin{equation*}
I_{L}=\frac{\left(1-D_{S T}\right)\left(1+D_{S T}\right)}{R\left(1-3 D_{S T}\right)^{2}} V_{i} \tag{43}
\end{equation*}
$$

In order to calculate the value of $I_{L}$ in the developed proposed inverter, the equations of (33) and (39) and the KCL in Fig. 5b are used, which are equal to:

$$
\begin{equation*}
\int_{0}^{0.5 D_{S T} T_{s}}\left(-n I_{L}\right) d t+\int_{0.5 S_{s T} T_{s}}^{0.5 T_{s}}\left[I_{L}-\frac{1+(n-1) D_{S T}}{R\left[1-(n+1) D_{S T}\right]} V_{i}\right] d t=0 \tag{44}
\end{equation*}
$$

By simplifying the (44), the average value of the inductors' current is calculated as follows:

$$
\begin{equation*}
I_{L}=\frac{\left(1-D_{S T}\right)\left[1+(n-1) D_{S T}\right]}{R\left[1-(n+1) D_{S T}\right]^{2}} V_{i} \tag{45}
\end{equation*}
$$

As it is obvious, the equation (43) is a specific state of equation (45). Equation (45) shows that by reducing the value of the output load, the value of the current through inductors is increased. This issue can be resulted in the saturation of inductors. To prevent this occurrence, there are, also, other methods to construct variable inductors using powdered metal core, but it is not related to the objectives of this paper [27].

## 5. Comparison of the Proposed Topology with the Conventional Z-source Inverters

The main aim of the proposed topology is increasing the voltage gain and decreasing the voltage stress of the capacitors. In this section, in order to investigate the advantages and disadvantages of the proposed inverter, we compared this topology with those conventional Z-source inverters which have been presented in [1], [14-16], [21-22], and [26]. A higher voltage gain becomes possible by increasing the time interval of the ST state and the number of inductors in the switched inductor cells, Fig. 6 shows the comparison of the voltage gain in the proposed inverter with the conventional Z-source inverters versus $D_{S T}$. For instance, the voltage gain of the conventional Z-source inverter is equal to 1.43 by considering $D_{S T}=0.15$, while the voltage gain of the proposed inverter is equal to 2.09 by considering $n=2$ in the same condition. However, this value is increased to 3.25 when $n=3$ and is increased to 5.8 when $n=4$. It is noticeable that the boost factor of proposed topology is equal to the boost factor of the presented topology in [26].


Fig. 6: The comparison of the voltage gain in the proposed inverter

Fig. 7 shows the comparison of the maximum voltage stress of the capacitors in the proposed inverter and the conventional Z-source inverters. The maximum voltage stress is considered in this comparison because the voltage stress of the capacitors differ in different topologies, and that is shown by $V_{C, \text { max }}$. As it is obvious from this figure, the maximum value of the capacitors' voltage stress in the proposed inverter is lower than other conventional Z-source inverters, while the minimum value of $D_{S T}$ is considered. This leads to several advantages such as decreasing the cost of the inverter because of decreasing the nominal value of the capacitors. In addition, the voltage stress value of the capacitors is equal to zero when $D_{S T}$ is equal to zero. Therefore, it is possible to increase the value of the voltage stress of the capacitors by controlling the value of $D_{S T}$ from zero to the desired value, which results in a soft start. It is important to note that it is impossible to use a soft start in the conventional Z-source inverters that are considered in this comparison. It is noticeable that maximum value of dc-link voltage in [26] is equal to the average value of voltage across the capacitor. Hence, in high voltage gain, voltage stress on the capacitor is extremely increased. Another advantage of the proposed inverter is the existence of the common ground between the input source and the stage of the inverter, whereas the presented topologies in [21] and [26] do not have a common ground. The lack of common ground between the input source and the stage of the inverter is resulted in the limitation of applying the topology in renewable energy systems. Table I shows the
comparison of the voltage gain and the voltage stress of the capacitors in the proposed inverter with the conventional Z-source inverters.


Fig. 7: The comparison of the maximum voltage stress of the capacitors in the proposed inverter and the conventional Z-source inverters

## 6. Simulation Results

In order to verify the accuracy performance of the proposed inverter, the simulation results on the proposed inverter by considering $n=2$ in EMTDC/PSCAD software programs are used. Table II shows the selected values of the devices and other parameters in simulation.

Table 1: The comparison of the voltage gain and voltage stress of the capacitors

|  | $B$ | $\frac{V_{C 1}}{V_{i}}$ | $\frac{V_{C 2}}{V_{i}}$ | $\frac{V_{C 3}}{V_{i}}$ |
| :---: | :---: | :---: | :---: | :---: |
| ZSI [1] | $\frac{1}{1-2 D_{S T}}$ | $\frac{1-D_{S T}}{1-2 D_{S T}}$ | $\frac{1-D_{S T}}{1-2 D_{S T}}$ | - |
| L-ZSI <br> [22] | $\frac{1+(n-1) D_{S T}}{1-D_{S T}}$ | - | - | - |
| CQZSI <br> [14-15] | $\frac{1}{1-3 D_{S T}}$ | $\frac{D_{S T}}{1-3 D_{S T}}$ | $\frac{D_{S T}}{1-3 D_{S T}}=\frac{V_{C 4}}{V_{i}}$ | $\frac{1-2 D_{S T}}{1-3 D_{S T}}$ |
| DQZSI <br> [14-15] | $\frac{1}{\left(1-D_{S T}\right)\left(1-2 D_{S T}\right)}$ | $\frac{D_{S T}}{\left(1-D_{S T}\right)\left(1-2 D_{S T}\right)}$ | $\frac{D_{S T}}{\left(1-D_{S T}\right)\left(1-2 D_{S T}\right)}$ | $\frac{1}{1-D_{S T}}$ |
| Cascade <br> d-ZSI <br> [21] | $\frac{1}{1-3 D_{S T}}$ | $\frac{1-D_{S T}}{2\left(1-3 D_{S T}\right)}$ | $\frac{1-D_{S T}}{2\left(1-3 D_{S T}\right)}$ | - |
| QZSI <br> [13] | $\frac{1}{1-2 D_{S T}}$ | $\frac{1-D_{S T}}{1-2 D_{S T}}$ | $\frac{n D_{S T}}{1-(n+1) D_{S T}}$ | $\frac{n D_{S T}}{1-(n+1) D_{S T}}$ |
| Switched <br> -ZSI [26] | $\frac{1+(n-1) D_{S T}^{1-(n+1) D_{S T}}}{1-(n+1) D_{S T}}$ | $\frac{1+(n-1) D_{S T}^{1-(n+1) D_{S T}}}{1-2 D_{S T}}$ | - | - |


| Table 2: The Selected values in simulation |  |
| :---: | :---: |
| $V_{i}$ 20 V <br> $L_{1,1}=L_{1,2}=L_{2,1}=L_{2,2}$ 5 mH <br> $C_{1}=C_{2}$ $680 \mu \mathrm{~F}$ <br> $r_{\text {swich-on }}$ $0.01 \Omega$ <br> $r_{\text {switch-off }}$ $10^{6} \Omega$ <br> $r_{\text {diode-on }}$ $0.01 \Omega$ <br> $r_{\text {diode-off }}$ $10^{6} \Omega$ <br> $R$ $25 \Omega$ <br> $f_{s}$ 5 kHz |  |

Fig. 8 shows the simulation results of the proposed inverter. Figs. 8 a and 8 b show the applied pulses to the power switches, which leads to ST state by using $D_{S T}=0.2$. Fig. 8c shows the current of the diode. This figure reconfirms that the diode is turned off in ST state. Fig. 8d shows the current of diodes $D_{3,1}$ and $D_{3,2}$ that are turned off in ST state, and their current is the same as inductors' current in non-ST states. Fig. 8e shows the current of diodes $D_{1,1}, D_{1,2}$, $D_{2,1}$, and $D_{2,2}$ that are turned on in ST state, and their current is the same as inductors' current. In non-ST states, they are turned off, and, as a result, their current is equal to zero. Fig. 8f shows the current of the inductors. As it illustrated in this figure, the current ripple of these inductors are equal to 0.15 A , which is very close to the obtained value from (35) and is equal to 0.16 A . In addition, the average value of the inductors' current is equal to 4.72 A , which is very close to the obtained value by (43) and is equal to 4.8 A . Fig. 8 g shows the voltage of the inductor. As it is shown in this figure, the voltage of the inductors in ST state is positive and equal to 39.26 V , while in non-ST state this value is equal to 9.82 V . It is important to note that these values are very close to the obtained values from (4) and (8) which are equal to 40 V and 10 V respectively. Fig. 8 h shows the voltage of the capacitors. According to this figure, the voltage ripple of the capacitors is equal to 0.279 V , and the average value of capacitors' voltage is equal to 19.53 V , while these values by (17) and (38) are 0.28 V and 20 V respectively. Figs. 8 i and 8 j show the capacitor's current and dc link voltage, respectively. These figures completely verify the theoretical issues in the previous sections. Finally, Fig. 8k shows the output voltage of the inverter that includes three levels: positive, negative, and zero
levels. In addition, the value of the positive level is equal to 59.075 V , which is very close to the obtained result from theoretical equation as 60 V .

(b)

(c)

(d)

(e)

(f)

(g)

(h)

(k)

Fig. 8: Simulation results of the proposed inverter with $D_{S T}=0.2$ a) Applied pulses to the power
switches of $S_{1}$ and $S_{4}$.b) Applied pulses to the power switches of $S_{2}$ and $S_{3}$. c) Current of the diode $D$. d) Current of the diodes $D_{3,1}$ and $D_{3,2}$. e) Current of the diodes $D_{1,1}, D_{1,2}, D_{2,1}$ and $D_{2,2}$.f) Current of the inductors $L_{1,1}, L_{1,2}, L_{2,1}$ and $\left.L_{2,2} . g\right)$ Voltage of the inductors $L_{1,1}, L_{1,2}, L_{2,1}$ and $L_{2,2}$.h) Voltage of the capacitors $C_{1}$ and $C_{2}$. i) Current of the capacitors. j) DC-link voltage. $k$ ) Output voltage.

## References

[1] Peng, F.Z., "Z-source inverter", IEEE Trans. Ind. Appl., Vol. 39, No. 2, pp. 504-510, Mar./Apr. 2003.
[2] Babaei, E. and Shokati Asl, E., "High voltage gain halfbridge Z-source inverter with low voltage stress on capacitors", IEEE Trans. Ind. Electron., Vol. 64, No. 1, pp. 191-197, Jan. 2017.
[3] Tran, Q., Chun, T., Ahn, J. and Lee, H., "Algorithms for controlling both the dc boost and ac output voltage of Zsource inverter", IEEE Trans. Ind. Electron., Vol. 54, No. 5, pp. 2745-2750, Oct. 2007.
[4] Shokati Asl, E., Babaei, E., Sabahi, M., Hasan Babayi Nozadian, M. and Cecati, C., "New half-bridge and fullbridge topologies for a switched-boost inverter with continuous input current", IEEE Trans. Ind. Electron., Vol. 65, No. 4, pp. 3188-3197, April 2018.
[5] Loh, P.C., Vilathgamuwa, D.M., Lai, Y.S., Chua, G.T. and Li, Y., "Pulse width modulation of Z-source inverters", IEEE Trans. Power Electron., Vol. 20, No. 6, pp. 13461355, Nov. 2005.

## 7. Conclusion

In this paper, a new series $Z$-source inverter topology based on switched inductor cells is proposed. In this topology, different operating modes are investigated and the voltage gain is calculated based on $n \geq 2$. In addition, the calculated voltage gain in the proposed inverter is compared with the conventional Z-source inverters. According to this comparison, the proposed inverter is able to increase the voltage gain. Moreover, in the proposed inverter, the capacitors' voltage stress is calculated. This value in the proposed inverter is also lower than the conventional Z -source inverters. For instance, the voltage gain of the proposed inverter by considering $n=2$ and $D_{S T}=0.25$ is equal to 5 ; that is, 2.5 of the voltage gain in the conventional $Z$-source inverter with the same value of $D_{S T}$. Following, the capacitors' voltage ripple, the inductors' current ripple and the average current values of inductors are also calculated. The accuracy performance of the proposed inverter is verified through simulation results in EMTDC/PSCAD software programs.
[6] Peng, F.Z., Joseph, A., Wang, J., Shen, M., Chen, L., Pan, Z., Rivera, E.O. and Huang, Y., "Z-source inverter for motor drives", IEEE Trans. Power Electron., Vol. 20, No. 4, pp. 857-863, Jul. 2005.
[7] Peng, F.Z., Shen, M. and Holland, K., "Application of Zsource inverter for traction drive of fuel cell-battery hybrid electric vehicles", IEEE Trans. Power Electron., Vol. 22, No. 3, pp. 1054-1061, May 2007.
[8] Huang, Y., Shen, M., Peng, F.Z. and Wang, J., "Z-source inverter for residential photovoltaic systems", IEEE Trans. Power Electron., Vol. 21, No. 6, pp. 1776-1782, Nov. 2006.
[9] Loh, P.C., Vilathgamuwa, D.M., Gajanayake, G.J., Lim, Y.R. and Teo, C.W., "Transient modeling and analysis of pulse-width modulated Z-source inverter", IEEE Trans. Power Electron., Vol. 22, No. 2, pp. 498-507, Mar. 2007.
[10] Liu, J.B., Hu, J.G. and Xu, L.Y., "Dynamic modeling and analysis of Z-source converter-derivation of ac small signal model and design-oriented analysis", IEEE Trans.

Power Electron., Vol. 22, No. 5, pp. 1786-1796, Sep. 2007.
[11] Shen, M., Joseph, A., Wang, J., Peng, F.Z. and Adams, D.J., "Comparison of traditional inverters and Z-source inverter for fuel cell vehicles", IEEE Trans. Power Electron., Vol. 22, No. 4, pp. 1453-1463, Jul. 2007.
[12] Gao, F., Loh, P.C., Li, D. and Blaabjerg, F., "Asymmetrical and symmetrical embedded Z-source inverters", IET Power Electron., Vol. 4, No. 2, pp. 181193, Feb. 2011.
[13] Anderson, J. and Peng, F.Z., "Four quasi-Z-source inverters", in Proc. PESC, 2008, Rhodes, Greece, pp. 2743-2749.
[14] Gajanayake, C.J., Luo, F.L., Gooi, H.B., So, P.L. and Siow, L.K., "Extended-boost Z-source inverters", IEEE Trans. Power Electron., Vol. 25, No. 10, pp. 2642-2652, Oct. 2010.
[15] Gajanayake, C.J., Gooi, H.B., Luo, F.L., So, P.L., Siow, L.K. and Vo, Q.N., "Simple modulation and control method for new extended boost quasi Z-source", in Proc. TENCON, 2009, Singapore, pp. 1-6.
[16] Tang, Y., Xie, S. and Zhang, C., "An improved Z-source inverter", IEEE Trans. Power Electron., Vol. 26, No. 12, pp. 3865-3868, Dec. 2011.
[17] Tang, Y., Xie, S.and Ding, J., "Pulse width modulation of Z-source inverters with minimum inductor current ripple", IEEE Trans. Ind. Electron., Vol. 61, No. 1, pp. 98-106, Jan. 2014.
[18] Tang, Y. and Xie, S., "System design of series Z-source inverter with feed forward and space vector pulse-width modulation control strategy", IET Power Electron., Vol. 7, No. 3, pp. 736-744, Mar. 2014.
[19] Tang, Y., Wei, J. and Xie, S., "Grid-tied photovoltaic system with series Z-source inverter", IET Renew. Power Gener., Vol. 7, No. 3, pp. 275-283, May 2013.
[20] Li, D., Cao, F., Loh, P.C., Zho, M. and Blaabjerg, F., "Hybrid-source impedance networks: Layouts and generalized cascading concepts", IEEE Trans. Power Electron., Vol. 26, No. 7, pp. 2028-2040, Jul. 2011.
[21] Li, D., Loh, P.C., Zhu, M., Gao, F. and Blaabjerg, F., "Enhanced-boost Z-source inverters with alternatecascaded switched-and tapped-inductor cells", IEEE Trans. Ind. Electron., Vol. 60, No. 9, pp. 3567-3578, Sep. 2013.
[22] Pan, L., "L-Z-source inverters", IEEE Trans. Power Electron., Vol. 29, No. 12, pp. 6534-6543, Dec. 2014.
[23] Shadnam Zarbil, M., Shokati Asl, E., Babaei, E. and Sabahi, M., "A new structure for quasi-Z-source inverter based on Switched Inductors and transformer", Iranian Electric Industry Journal of Quality and Productivity (ieijqp), Vol. 4, No. 8, pp. 63-73, 2016.
[24] Babaei, E., Shokati Asl, E. and Hasan Babayi, M., "Steady-state and small-signal analysis of high voltage gain half-bridge switched-boost inverter", IEEE Trans. Ind. Electron., Vol. 63, No. 6, pp. 3546-3553, June 2016.
[25] Babaei, E. and Shokati Asl, E., "A new topology for Zsource half-bridge inverter with low voltage stress on capacitors", Electric Power Systems Research, Vol. 140, pp. 722-734, Nov. 2016.
[26] Babaei, E., Shokati Asl, E., Hasan Babayi, M. and Laali, S., "Developed embedded switched-Z-source inverter", IET Power Electron., Vol. 9, No. 9, pp. 1828-1841, July 2016.
[27] Shokati Asl, E., Shadnam Zarbil, M. and Sabahi, M., "High performance Cuk converter considering non-linear inductors for photovoltaic system applications", Journal of Operation and Automation in Power Engineering (JOAPE), Vol. 3, No. 2, pp. 158-166, 2015.


[^0]:    * Corresponding Author

